JPH0239097B2 - - Google Patents
Info
- Publication number
- JPH0239097B2 JPH0239097B2 JP60177787A JP17778785A JPH0239097B2 JP H0239097 B2 JPH0239097 B2 JP H0239097B2 JP 60177787 A JP60177787 A JP 60177787A JP 17778785 A JP17778785 A JP 17778785A JP H0239097 B2 JPH0239097 B2 JP H0239097B2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- thin film
- apertures
- pattern
- polyimide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01061—Promethium [Pm]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US68769684A | 1984-12-31 | 1984-12-31 | |
US687696 | 1984-12-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61160946A JPS61160946A (ja) | 1986-07-21 |
JPH0239097B2 true JPH0239097B2 (en]) | 1990-09-04 |
Family
ID=24761445
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17778785A Granted JPS61160946A (ja) | 1984-12-31 | 1985-08-14 | 半導体装置の接続構造体 |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0186818B1 (en]) |
JP (1) | JPS61160946A (en]) |
DE (1) | DE3582038D1 (en]) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2210200B (en) * | 1987-12-10 | 1990-06-06 | Westinghouse Brake & Signal | Semiconductor contact arrangement |
US5209390A (en) * | 1989-07-03 | 1993-05-11 | General Electric Company | Hermetic package and packaged semiconductor chip having closely spaced leads extending through the package lid |
US5166773A (en) * | 1989-07-03 | 1992-11-24 | General Electric Company | Hermetic package and packaged semiconductor chip having closely spaced leads extending through the package lid |
US5311405A (en) * | 1993-08-02 | 1994-05-10 | Motorola, Inc. | Method and apparatus for aligning and attaching a surface mount component |
JPH0837190A (ja) * | 1994-07-22 | 1996-02-06 | Nec Corp | 半導体装置 |
US5742100A (en) * | 1995-03-27 | 1998-04-21 | Motorola, Inc. | Structure having flip-chip connected substrates |
JP3578581B2 (ja) * | 1997-02-28 | 2004-10-20 | 富士通株式会社 | ベアチップの実装構造および実装方法およびそれに用いるインターポーザ |
US6040630A (en) | 1998-04-13 | 2000-03-21 | Harris Corporation | Integrated circuit package for flip chip with alignment preform feature and method of forming same |
DE10240461A1 (de) * | 2002-08-29 | 2004-03-11 | Infineon Technologies Ag | Universelles Gehäuse für ein elektronisches Bauteil mit Halbleiterchip und Verfahren zu seiner Herstellung |
KR101701380B1 (ko) | 2010-08-17 | 2017-02-01 | 해성디에스 주식회사 | 소자 내장형 연성회로기판 및 이의 제조방법 |
CN103681557B (zh) * | 2012-09-11 | 2017-12-22 | 恩智浦美国有限公司 | 半导体器件及其组装方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4045863A (en) * | 1971-06-03 | 1977-09-06 | Siemens Aktiengesellschaft | Method of producing metallic carrier system for a multi-electrode semiconductor strip |
US3931922A (en) * | 1972-01-29 | 1976-01-13 | Ferranti, Limited | Apparatus for mounting semiconductor devices |
US3868724A (en) * | 1973-11-21 | 1975-02-25 | Fairchild Camera Instr Co | Multi-layer connecting structures for packaging semiconductor devices mounted on a flexible carrier |
JPS50136357U (en]) * | 1974-04-25 | 1975-11-10 |
-
1985
- 1985-08-14 JP JP17778785A patent/JPS61160946A/ja active Granted
- 1985-12-10 DE DE8585115710T patent/DE3582038D1/de not_active Expired - Lifetime
- 1985-12-10 EP EP19850115710 patent/EP0186818B1/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
EP0186818B1 (en) | 1991-03-06 |
EP0186818A2 (en) | 1986-07-09 |
DE3582038D1 (de) | 1991-04-11 |
JPS61160946A (ja) | 1986-07-21 |
EP0186818A3 (en) | 1987-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6028358A (en) | Package for a semiconductor device and a semiconductor device | |
US6462399B1 (en) | Multi-chip module employing a carrier substrate with micromachined alignment structures and method of forming | |
US5904499A (en) | Package for power semiconductor chips | |
JP2809115B2 (ja) | 半導体装置とその製造方法 | |
JP2819285B2 (ja) | 積層型ボトムリード半導体パッケージ | |
EP0778617A2 (en) | Electronic device package enclosed by pliant medium laterally confined by a plastic rim member | |
JPH0332914B2 (en]) | ||
JPH0357618B2 (en]) | ||
JPH04250641A (ja) | 金属被膜による半導体パッケージ | |
KR100620212B1 (ko) | 반도체 장치의 전기 전도체 시스템 및 그 제조 방법 | |
JPH0239097B2 (en]) | ||
US4067041A (en) | Semiconductor device package and method of making same | |
EP0282124B1 (en) | Method for manufacturing a modular semiconductor power device and device obtained thereby | |
KR100658120B1 (ko) | 필름 기판을 사용한 반도체 장치 제조 방법 | |
US3434204A (en) | Interconnection structure and method of making same | |
JPS59229850A (ja) | 半導体装置 | |
JP2001007252A (ja) | 半導体装置およびその製造方法 | |
JPH0658924B2 (ja) | 半導体デバイスパッケージ及びその製造方法 | |
JP3394479B2 (ja) | 半導体装置 | |
EP0117211B1 (en) | Method for fabricating a package for an integrated circuit | |
JP2652222B2 (ja) | 電子部品搭載用基板 | |
JPH07297236A (ja) | 半導体素子実装用フィルムと半導体素子実装構造 | |
JPH01286430A (ja) | 半導体チップの実装方法 | |
JP2840293B2 (ja) | Tab用テープ及びこれを用いた半導体装置 | |
JPS60187046A (ja) | 半導体装置およびその製造方法 |